View PI74HSTL1212_68367.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 1 2109876543212109876543210987654321098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74HSTL1212
24-Bit, 1.8V to 3.3V Bi-Directional Level Shifting Transceiver
Product Description
Pericom Semiconductors HSTL series of logic circuits are produced using the Companys advanced submicron CMOS technology, achieving industry leading performance. Pericom Semiconductors PI74HSTL1212 consists of two 12-Bit bidirectional non-inverting tranceivers with two separate supply rails, A-Port (VCCA) set at 1.8V, and B-Port (VCCB) set at 3.3V. Each set of 12 tranceivers allows translation from a 1.8V to 3.3V and back again. The control inputs 1DAB/1DBA and 2DAB/2DBA allows independent 12-Bit slice direction control for greater flexibility. The PI74HSTL1212 is particularly useful for asynchronous communications between HSTL and LVTTL/LVCMOS data buses.
Product Features
PI74HSTL1212 is designed for translation between 1.8V HSTL and LVCMOS Supports 1.8V HSTL Class I Buffer Industrial operation at 40C to +85C Dual Independent 12-Bit Slice Direction Control Packaging: 64-pin plastic 240-mil TSSOP (A)
Truth Table (Each 12-bit slice)
Inputs XD AB / XD BA H (TTL) L (TTL) Ope ration
XA to XB HSTL to LVTTL (LVCMO S) XB to XA, LVTTL (LVCMO S) to HSTL
Logic Block Diagram
A-PORT (HTSL) 1DAB/1DBA 1A1 1B1 B-PORT (LVTTL)
Pin Configuration
1B1 1B2 1B3 1B4 1B5 1B6 1B7 GND VCCB 1B8 1B9 1B10 1B11 GND 1B12 2B12 2B11 2B10 VCCB 2B9 2B8 2B7 2B6 GND VCCB 2B5 2B4 2B3 2B2 2B1 2VREF 2DAB/2DBA 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 1DAB/1DBA 1VREF 1A1 1A2 1A3 1A4 1A5 GND VCCA 1A6 1A7 1A8 1A9 GND 1A10 1A11 1A12 2A12 VCCA 2A11 2A10 2A9 2A8 GND VCCA 2A7 2A6 2A5 2A4 2A3 2A2 2A1
To 11 Channels
1A12 1VREF
1B12
A 64-Pin
2DAB/2DBA 2A1 2B1
To 11 Channels
2A12 2VREF
2B12
1
PS8598
01/29/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74HSTL1212 24-Bit, 1.8V to 3.3V BiDirectional Level Shifting Transceiver
Maximum Ratings
(Absolute maximum ratings over operating free-air temperature range from VCCB at 3.3V & VCCA at 1.5 - 2.5V (unless otherwise noted) Note: Supply voltage range: VCCA ...................................................... 0.5V to 3.6V Stresses greater than those listed under MAXIMUM VCCB ...................................................... 0.5V to 3.6V RATINGS may cause permanent damage to the device. Input Voltage Range, VI Except I/O ports(1) ...................... 0.5V to 3.6V This is a stress rating only and functional operation of I/O port A(2) .................... 0.5V to VCCA+0.1V (1) the device at these or any other conditions above those I/O port B .................... 0.5V to VCCB+0.1V indicated in the operational sections of this specificaInput clamp current, IIK (VI <0) ..................................................... 25mA tion is not implied. Exposure to absolute maximum rating Output clamp current, IOK (VO <0) ............................................... 25mA conditions for extended periods may affect reliability. Continuous output current, IO ................................................................... 25mA Notes: Continuous current through each VCC or GND ............................ 50mA 1. This value is limited to 3.6V maximum. Package thermal impedance, 0JA(3): A package .......................... 55C/W 2. This value is limited to 2.7V maximum. 3. The package thermal impedance is calculated in Storage temperature range, TSTG .............................................. 65C to 150C accordance with JESD 51.
Recommended Operating Conditions for VCCB at 3.3V(4)
M in. VCCB VIH VIL VIA VOB IOH IOL TA Supply voltage High- level voltage Low- level voltage Input Voltage Output Voltage High- level output current Low- level output current Operating free- air temperature 40 0 0 3.0 2 0.8 VCCB VCCB 12 12 85 mA C V M ax. 3.6 Units
Recommended Operating Conditions for VCCA at 1.8V(4)
M in. VC C A VREF VIN VIH VIL VIH VIL IO H IO L TA Supply Voltage Reference Voltage Input Voltage AC High- Level Input Voltage AC Low- Level Input Voltage DC High- Level Input Voltage DC Low- Level Input Voltage High- Level O utput Current Low- Level O utput Current O perating Free- Air Temperature 40 All Inputs VREF +100mV 500mV 1.7 0.85 0 VREF +200mV VREF 200mV VC C A +300mV VREF 100mV 8 8 85 Nom. 1.8 0.9 M ax. 1.9 0.95 1.9 Units V V V V V V V mA mA C
Note: 4. To ensure proper device operation, all unused device inputs must be held at the associated VCC or GND.
2
PS8598 01/29/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74HSTL1212 24-Bit, 1.8V to 3.3V BiDirectional Level Shifting Transceiver
Electrical Characteristics, VCCA
Parame te rs VO H VO L IDD II CO Data Inputs VREF O utputs
Over recommended operating free-air temperature range for VCCA = 1.8V 100mV Te s t Conditions IO H = 8mA IO H = 8mA VIN = 0 or VCCA VIN = 0 or VC C A VREF = 0.95V VO = 0 VCCA 1.7 1.7 1.9 1.9 1.9 0 6.0 M in. VC C A 0.4 0.4 TBD 5 90 A pF Typ.(1) M ax. Units V
Note: 1. Typical values at VCCA 1.8V and TA = 25C
Electrical Characteristics, VCCB
Parame te rs VIK VO H VO L IDD II CI CO Control Inputs Data Inputs Control Inputs Outputs
Over recommended operating free-air temperature range for VCCB = 3.3V 300mV
Te s t Conditions II = 18mA IO H = 12mA IO H = 12mA VIN = 0 or VC C B VIN = 0 or VC C B VIN = 0 or VC C B VIN = 0 or 3.3V VO = 0
VCCB 3.0 3.0 3.0 3.6 3.6 3.6 3.3 0
M in. 2.4
Typ.(1)
M ax. 1.2
Units V
0.5 TBD 5 5 4.4 6.0 A pF
Note: 1. Typical values at VCCB 3.3V and TA = 25C
Switching Characteristics
Parame te r tPD tsk(o)
(1 )
Over recommended operating free-air temperature range (see Figures 1, 2, & 3)
From (Input) A B
To (Output) B A
VCCA = 1.8V 0.1V M in. 1.0 1.0
VCCB = 3.3V 0.3V M ax. 3.0 3.0 0.3
Units
ns
Note: 1. This is the skew between any two outputs in the same 12-bit bank of the same package switching in any direction on the same port. This is guaranteed by design, this is not a production test.
3
PS8598
01/29/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74HSTL1212 24-Bit, 1.8V to 3.3V BiDirectional Level Shifting Transceiver
Parameter Measurement Information - B to A Direction
VCCB = 3.3V0.3V and VCCA = 1.8V 0.10V
From Output Under Test CL = 15pF (See Note A) 1000 Output Input VCCB 1.5V tPLH VREF 1.5V 0V tPHL VCCA-0.4V VREF 0.4V Input 1.5V 1.5V 0.5V Voltage Waveforms Pulse Duration tW 2.4V
Load Circuit
Voltage Waveforms Propagation Delay Times
Figure 1. Load Circuit and Voltage Waveforms
Parameter Measurement Information - A to B Direction
VCCA = 1.8V 0.10V and VCCB = 3.3V 0.3V
From Output Under Test CL = 30pF (see note A) VIN VCCA VREF tPLH Output 1.5V Voltage Waveforms Propagation Delay Times VREF 0V 500 tPHL VOH 1.5V VOL Load Circuit
Input
Figure 2. Load Circuit and Voltage Waveforms
Output 1
0.5 x VCC
Output 2 TSK(0)
0.5 x VCC
Figure 3. Opposite Edge Skew
Notes:
A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 10Mz, ZO = 50 ohms, tR 2.5ns, tF 2.5ns. D. The outputs are measured one at a time with one transition per measurement. E. tPLZ and tPHZ are the same as tDIS. F. tPZL and tPZH are the same as tEN. G. tPLH and tPHL are the same as tPD.
4
PS8598 01/29/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74HSTL1212 24-Bit, 1.8V to 3.3V BiDirectional Level Shifting Transceiver
Packaging Mechanical: 64-pin TSSOP (A)
64
.236 .244
6.0 6.2
1
.665 .673
16.9 17.1 1.20 .047 Max. SEATING PLANE
0.45 .018 0.75 .030 .319 BSC 8.1
.004 .008 0.09 0.20
.004 0.10
.0197 BSC 0.50 .007 0.17 .011 0.27 X.XX DENOTES DIMENSIONS X.XX IN MILLIMETERS .002 .006 0.05 0.15
Orde ring Information PI74HSTL1212A
D e s cription 64- pin, 240- mil wide plastic TSSO P
Pericom Semiconductor Corporation 2380 Bering Drive * San Jose, CA 95131 * 1-800-435-2336 * Fax (408) 435-1100 * http://www.pericom.com
5
PS8598 01/29/02

▲Up To Search▲

Price & Availability of PI74HSTL1212

	To Download PI74HSTL1212 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .